• NTT DoCoMO develops Low-Power LSI chip for forthcoming Super 3G mobile system

  • nttdocomo.jpg
    nttdocomo_chip.jpgNTT Do CoMo has successfully developed a trial large-scale-integration (LSI) chip that consumes less than 0.04 W of power yet supports multiple-input multiple-output signal detection and decoding for downlink transmissions at 100 Mbps, the speed required for the forthcoming mobile system known as Super 3G, or Long Term Evolution (LTE), approved by the 3rd Generation Partnership Project (3GPP). Compared with chips currently used in handsets compatible with DOCOMO’s High Speed Downlink Packet Access (HSDPA) service, which have a maximum downlink rate of 7.2 Mbps, the new chip will enable downlinks that are more than 10 times as fast. The chip also includes error correction decoding, which requires almost the same level of complexity as MIMO signal detection.


    DOCOMO will incorporate its new LSI chip technology in ongoing research and development of LTE and International Mobile Telecommunications-Advanced (IMT-Advanced) systems, as well as in its active support of the establishment of related international standards.

    Related Posts Plugin for WordPress, Blogger...
    Posted in Topics:Mobile Phones, Tags: on December 22, 2008

    Related Links

    • Newsletter

    • Follow

  • You may also like

    1. NTT DoCoMo Develops Low-Power LSI Chip for Super 3G
    2. NTT DoCoMo Begins Super 3G Experiment
    3. NTT DoCoMo Achieves 250Mbps Downlink in Super 3G Field Experiment
    4. NTT DoCoMo, Renesas, Fujitsu, and Sharp to Jointly Develop SH-Mobile G4 single-chip LSI device
    5. Panasonic UniPhier-based Mobile Phone Chip reduces power consumption of a mobile phone by 25%
  • Archives